Struct zinc_hal_lpc11xx::ioregs::SPI0_dr_Get
[−]
[src]
pub struct SPI0_dr_Get {
// some fields omitted
}DR: Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO.
Methods
impl SPI0_dr_Get
fn new(reg: &SPI0_dr) -> SPI0_dr_Get
Create a getter reflecting the current value of the given register.
fn raw(&self) -> u32
Get the raw value of the register.
fn data(&self) -> u32
Get value of DATA field: Write: software can write data to be sent in a future frame to this register whenever the TNF bit in the Status register is 1, indicating that the Tx FIFO is not full. If the Tx FIFO was previously empty and the SPI controller is not busy on the bus, transmission of the data will begin immediately. Otherwise the data written to this register will be sent as soon as all previous data has been sent (and received). If the data length is less than 16 bit, software must right-justify the data written to this register. Read: software can read data from this register whenever the RNE bit in the Status register is 1, indicating that the Rx FIFO is not empty. When software reads this register, the SPI controller returns data from the least recent frame in the Rx FIFO. If the data length is less than 16 bit, the data is right-justified in this field with higher order bits filled with 0s.